Asynchronous Register Less NULL Convention Logic (RL-NCL) Pipeline Architectures Using Basic Gates
Arquitecturas Pipeline Asincrónicas Register Less NULL Convention Logic (RL-NCL) Usando Puertas Básicas
Arquiteturas de Pipeline Assíncronas Register Less NULL Convention Logic (RL-NCL) Usando Portas Básicas
| 2022 | |
|
Circuitos Asíncronos NCL RL-NCL FPGA Pipeline Asynchronous Circuits NCL RL-NCL FPGA Pipeline Circuitos assíncronos NCL RL-NC FPGA Pipeline |
|
| Español | |
| Universidad de Montevideo | |
| REDUM | |
| http://revistas.um.edu.uy/index.php/ingenieria/article/view/1111 | |
| Acceso abierto | |
| Atribución 4.0 Internacional |
| Sumario: | Asynchronous circuits is an alternative to design digital systems that is becoming the interest of many researchers in the digital design area mainly due to it’s low-power consumption and robustness. One of the most compelling design paradigms of asynchronous circuits is the NULL Convention Logic (NCL). The pipeline is a very common technique used in digital circuits to achieve high throughput. Although one can implement a pipeline using NCL gates, recent works have shown that register-less pipelines are possible using modified NCL gates. In this paper we propose two new Register-Less NCL (RL-NCL) pipeline architectures and two new methods to design NCL gates, which can be implemented even in Field Programmable Gate Arrays (FPGAs) or using the standard cells method. The new design of the proposed architecture was able to achieve an average area reduction of 27,32%, an average latency reduction of 14,1% and an average throughput increase of 5,54% comparing with the conventional NCL pipeline architecture. |
|---|
