Describir: Bias circuit design for low-voltage cascode transistors