Design of a reusable rail-to-rail operational amplifier
Resumen:
This paper presents a reusable rail-to-rail operational amplifier. The unity-gain bandwidth can be tuned from 7.5 kHz to 1.5 MHz with total quiescent consumption ranging from 42 nA to 27.5 /spl mu/A with a 2 V supply voltage. A novel rail-to-rail architecture, proposed by Duque-Carrillo et al., and a low-power low-voltage class AB output stage, proposed by Silveira et al., are integrated to achieve an opamp that meets the requirements of a wide range of applications. A power optimization design methodology for a given settling time is explored and simulation results are presented.
2003 | |
Integrated circuit design Circuit simulation ELECTRÓNICA |
|
Inglés | |
Universidad de la República | |
COLIBRI | |
https://hdl.handle.net/20.500.12008/21240 | |
Acceso abierto | |
Licencia Creative Commons Atribución – No Comercial – Sin Derivadas (CC - By-NC-ND) |
Resultados similares
-
Operational amplifier power optimization for a given total (slewing plus linear) settling time
Autor(es):: Silveira, Fernando
Fecha de publicación:: (2002) -
Design and power optimization of CMOS RF Blocks operating in the moderate inversion region
Autor(es):: Barboni, Leonardo
Fecha de publicación:: (2005) -
Design of a micropower signal conditioning circuit for a piezoresistive acceleration sensor
Autor(es):: Arnaud, Alfredo
Fecha de publicación:: (1998) -
Pico-A/V range CMOS transconductors using series-parallel current division
Autor(es):: Arnaud, Alfredo
Fecha de publicación:: (2003) -
Is intrinsic noise a limiting factor for subthreshold digital logic in nanoscale CMOS?
Autor(es):: Veirano Núñez, Francisco
Fecha de publicación:: (2015)