Describir: Is intrinsic noise a limiting factor for subthreshold digital logic in nanoscale CMOS?