Characterization of MOS Transistor Current Mismatch
Resumen:
Electron device matching has been a key factor on the performance of today’s analog or even digital electronic circuits. This paper presents a study of drain current matching in MOS transistors. CMOS test structures were designed and fabricated as a way to develop an extensive experimental work, where current mismatch was measured under a wide range of bias conditions. A model for MOS transistor mismatch was also developed, using the carrier number fluctuation theory to account for the effects of local doping fluctuations. This model shows a good fitting with measurements over a wide range of operation conditions, from weak to strong inversion, from linear to saturation region, and allows the assessment of mismatch from process and geometric parameters.
2004 | |
MOSFET Analog design Matching Mismatch Compact models |
|
Inglés | |
Universidad de la República | |
COLIBRI | |
https://hdl.handle.net/20.500.12008/21287 | |
Acceso abierto |
Resultados similares
-
Consistent model for drain current mismatch in mosfets using the carrier number fluctuation theory
Autor(es):: Klimach, H
Fecha de publicación:: (2004) -
Self-consistent dc, ac, noise and mismatch models of the mosfet
Autor(es):: Galup Montoro, Carlos
Fecha de publicación:: (2004) -
MOSFET mismatch in weak/moderate inversion : model needs and implications for analog design
Autor(es):: Flandre, Denis
Fecha de publicación:: (2003) -
PTAT voltage generator based on an MOS voltage divider
Autor(es):: Rossi, Conrado
Fecha de publicación:: (2007) -
Variability-aware design method for a constant inversion level bias current generator
Autor(es):: Antúnez, Guillermo
Fecha de publicación:: (2019)